Abstract-Scaling the Si MOSFET is revisited. Requirements on subthreshold leakage control force conventional scaling to use high doping as the device dimension penetrates into the deep-submicrometer regime, leading to undesirable large junction capacitance and degraded mobility. By studying the scaling of fully depleted SO1 devices, we note the important concept of controlling horizontal leakage through vertical structures. Several structural variations of conventional SO1 structures are discussed in terms of a natural length scale to guide the design. The concept of Vertical Doping Engineering can also be realized in bulk Si to obtain good subthreshold characteristics without large junction capacitance or heavy channel doping.
I. INTRODUCTION
VER THE past thirty years, the primary challenge of 0 VLSI has been the integration of an ever increasing number of devices with high yield and reliability. However, as device dimensions penetrate into the deep-submicrometer regime, the characteristics of a conventional MOSFET approach that of a resistor [l] . This difficulty is traditionally solved by increasing the threshold voltage through increased channel doping. At the same time, reliability constraints have led to reductions in the power supply voltage. The combination of high channel doping and capacitance, increased threshold voltage, and reduced supply voltage, imposes severe tradeoffs between standby power and circuit speed.
Brews' empirical scaling rule [2] has provided a successful guideline for the design of the conventional MOS-FET. We begin by outlining the implications of the rule in the deep-submicrometer regime, and show how fully depleted SO1 (silicon-on-insulator) structures attempt to circumvent the limitations faced by conventional deepsubmicrometer devices. We then show that the innovative, but realistic device structures in bulk Si can mimic the SO1 philosophy, providing well-behaved devices in the deep-submicrometer regime. Throughout the paper emphasis is placed on the fundamental concepts that govem the operation of such devices. To this end, we provide an analytic framework where appropriate. What emerges from our analysis is a natural length scale, which may be used to predict the performance of a class of device structures both in bulk Si and SOI. We conclude by describing a particular device structure which may realize the promise of a wellbehaved, deep-submicrometer device operating at room temperature.
DIRECT SCALING Various device scaling rules have been proposed [2],
[ 6 ] , [7] . Brews' empirical rule [2] provides a general guideline for the subthreshold region, and is considered the basic guideline for applications such as dynamic and static memory circuits, where leakage currents in the off state of the devices are important. The intrinsic device parameters for an NMOSFET are Leff, to,, t,, and VDD (Fig.  1 ). (The symbols are defined in Table I .) According to Brews' formula, the effective channel length Leff must be larger than Lmin in order to achieve good subthresold behavior where A = 0.41 A -'I3. Assuming that the device structure (defined by Leff, to,, tj, and VDD) is fixed by technology and circuit requirements, and the designer is free only to vary the channel doping NA, (1) can be reformulated in the following way to relate the channel doping to the intrinsic device parameters: 0.1 pm This implies, for ex!mple, that in a strycture of 0.1-pm channel length, 40-A gate oxide, 500-A junction depth, and 1 .O-V power supply voltage, the channel doping has to be 2 10l8 cmW3.
The effects of the channel doping on the subthreshold behavior of 0.1-pm devices is illustratedo in Fig. 2 . FFr the specified device structure (to, = 40 A , = 550 A , Leff = 0.1 pm, and V D D = 1.5 V), an NA of 1017 cm-3 is not sufficient to suppress short-channel effects, and 10l8 cm-3 dopants are necessary. However, high doping leads to high capacitance in Region (I) of Fig. 1 , severely limiting the circuit speed. The surface mobility (in Region (11) of Fig. 1 lems caused by direct scaling-high capacitance and surface mobility degradation-must be solved for deep-submicrometer devices to work successfully.
SCALING IN SILICON ON INSULATOR
To resolve the problem of high capacitance by direct scaling, the heavy doping has to be reduced in Region (I)
of Fig. 1 , while maintaining good subthreshold characteristics. One approach is to operate the device at low temperature. The effective barrier height for electrons increases as the temperature decreases [7] . A doping on the order of 10'' cmP3 can be used at 77 K with good tumoff behavior [9] . Another approach is to use fully depleted SO1 [lo], as shown in Fig. 3(a) . Region (I) in Fig. 1 has now been replaced by a thick buried oxide to reduce the junction capacitance dramatically. Furthermore, the high channel doping can be reduced because of the additional advantage introduced by using a thin Si layer in the structure. Basically, the electrical field profile undergoes a rapid change in the vertical ( y-) direction, and induces a large potential curvature in the lateral direction (Fig. 3(c)) helping to build up the potential barrier ( Fig. 3(b) ) needed to prevent electrons flow from the source [ 1 11. Therefore, one could control horizontal leakage through vertical structures. In the following, we will try to understand such Such a parabolic function requires three conditions in the vertical direction to have a nontrivial solution, while there appears to be four conditions: the potentials Gf(x) and +b(x) and fields at y = 0 and y = tsi. However, since the potential at the bottom interface of the Si film in Fig. 3 (a) essentially floats, we relax this condition to simplify the analysis: Furthermore, we assume that the buried oxide thickness is so large that any finite difference induced across it leads to a negligible field. We now have three boundary conditions
2) The electric field at y = 0 is determined by the gate voltage and the oxide thickness a phenomenon quantitatively, and also look for the pos-
sibility of incorporating such a scheme in bulk devices.
Subthreshold conduction is governed by the potential distribution ( Fig. 3(b) ), which has been studied extensively [3], [12] . We will use the analytic model estab-
3) The electric field at y = tSi is approximately zero lished by Young [3] in the following discussion. Part of the same analysis will be repeated here for convenience.
tbox The potential distribution in the Si film @ ( x , y ) is governed by Poisson's equation
ESi where 0 I x I LeR and 0 I y 5 tsi. The definition of 9 (the hole potential) is such that 9 = 0 coincides with the Fermi level in the most heavily p-doped region. The conduction band is more positive than the valence band. As illustrated in Fig. 3(b) and (c), a smaller @ corresponds to a larger barrier for electrons. To solve (3), one needs to know the boundary conditions.
The essence of the analytic approach is to simplify the 2D Poisson's equation describing the potential distribution to a one-dimensional (1D) problem of the potential distribution along the top %/gate oxide interface only. The key elements in the simplification process are the boundary conditions at the bottom Si/buried oxide interface. Different structures have different boundary conditions, and therefore different effects on the potential distributions. Low horizontal leakage requires a large potential difference between the channel and the source, that is a large potential curvature in the horizontal direction. High doping levels, for example, would induce a large curvature horizontally as indicated by the right-hand side of (3). One could also try to increase the curvature by making -d 2 9 / d y 2 as large as possible, i.e., to have an abrupt vertical electric field profile (vertical potential curvature). The abruptness in the vertical electric field profile depends on the structure. The following analysis establishes a quantitative relation between the vertical potential curvature and the structure. We first study the conventional SO1 structure, Fig. 3(a) . Young [3] used a simple parabolic function in the vertical direction to describe the potential distribution Using these three boundary conditions, we transform 9 ( x , y ) to the following expression in which the function Gf(x)
is to be solved:
A simpler equation is obtained by substituting (7) into (3), and setting y = 0
Once 9 f ( x ) is determined, the whole 4 ( x , y ) can be obtained by using (4). Now we make the following transformation:
and
This is the key equation in our discussion. A natural length scale h is introduced to describe the potential distribution 4(x) of the whole structure. Note that 4 ( x ) differs from Gf(x) only by a position-independent term. Since
(4) punchthrough control-depends on the potential difference between the minimum potential in the channel and that of the source, this position-independent term does not affect this difference directly through the potential distribution, but rather indirectly through the boundary conditions as discussed below. And its effect is not as strong as A.
Equation (1 1) is simply a second-order 1D differential equation, and can be uniquely solved by specifying two boundary conditions which in our case are the potentials at the source (x = 0) and the drain (x = L e f f )
Solving (11) using (12) and (13), we have
(14) Note that the approximations used so far are the vertical parabolic function (4) and the zero field at the bottom interface (6). To study the punchthrough behavior, we need information about the minimum potential in the channel, which can be obtained from (14) . The minimum will occur at x = xmin by setting given by (10). Since the long-channel solution is + = 0, to obtain a device free of short-channel effects, the potential minimum should be as close to zero as possible. Clearly, one way to achieve this is to have a large ratio between Leff and X, i.e., to operate in the long-channel regime. acteristics by decreasing X is evident. Although the requirements on the ratio between Leff and X would depend on the specific application, y = LCff/X = 5-10 is generally enough to produce reasonable subthreshold behavior.
We have so far discussed the scaling rule for conventional fully depleted SO1 MOSFET's. A natural length scale h has been introduced (9) as a scaling parameter. To obtain good subthreshold characteristics, the gate length must be longer than X by a factor determined by the specific application. The role of doping N A can be understood by studying (12), (13), and (17). For a given X, an increase of doping (within the range of full depletion) decrease + y and +<,, helping to reduce +, , , . However, the effect is more or less linear, and it would be more efficient to decrease X directly. So thin Si films and thin gate oxides are desirable for SO1 devices in the deep-submicrometer regime, while the doping would be mainly used to adjust the threshold voltage (10). In the following sections, we will show that h can be directly controlled through appropriate device design.
The 
IV. OTHER SO1 STRUCTURES: GATE-ALL-AROUND
In the previous section, the boundary conditions play an important role in determining the natural length scale A. If, for example, we change the structure from Fig. 3 ( Fig. 5(a) ) to Fig. 5(b) or Fig. 5(c) , the boundary conditions will change, and therefore A, if present, would also change.
The Gate-All-Around structure (Fig. 5(b) ) has been proposed as a way to improve the drive capability of SO1 devices [ 141, [ 151. Basically, the buried oxide is replaced by a gate oxide, and the same gate voltage is applied to both the top and bottom gates. Following the same analysis as in the last section, we again simplify the 2D Pois- 
2') The electric field at y = 0 remains the same as 2). 3 ' ) The electric field at y = ts, is the same as that at y = 0 but opposite in sign
where the most important change is that we now have c2 (x) = -cI (x) / t S , , instead of c2 (x) = -cl (x) /2tsl as in (6). Equation (7) now becomes (7' 1 and the key difference between (7) and (7') is the factor of 2 in the third term of (7) is removed in (7'). This effectively reduces the Si film thickness by a factor of two, and the natural length scale becomes
This means that, for the same effective channel length this structure would have better subthreshold behavior than the structure of Fig. 3 (or Fig. 5(a) ). The minimum channel length for good subthreshold characteristics can thus be made about 30% shorter by going from the conventional SO1 structure to Gate-All-Around. 
V. PULSE-SHAPED DOPING
We showed in the previous section that the scaling rules for SO1 devices can be modified by changing the device structure. The structure of Fig. 5(b) behaves better than that of Fig. 5(a) in terms of scaling the gate length. The Gate-All-Around structure introduces additional symmetry in the structure, with a zero field occuring in the middle of the Si film, halfway between the top and bottom gates. Therefore, the effective Si film thickness is reduced to half the actual thickness. A similar effect can be obtained by fixing the bottom interface at a fixed potential, e.g., ground, as shown in Fig. 5(c) : the Ground-Plane structure. The boundary conditions are as follows:
1 " ) The surface potential remains the same as 1). 2 " ) The electric field at y = 0 remains the same as 2). 3 " ) The potential (not the electrical field) at y = tsi is @sb @(x> Y > l y = r~, = @sb = cO(x> + tSicl(x> + t ; i c Z ( x ) (6") and (7) becomes (7'') Note that in addition to the removal of the factor of 2 in the third term of (7), there is one more term (the fourth term) that decreases X further. This reduction can be observed more clearly by rewriting (8) as And the same (1 1) can again be obtained by the following transformation:
and (loll)
The extra term ic (9") is interesting. For a 40-A gate oxide an$ a 250-A Si film, X decreases from 175 to 124, to 101 A when the structure changes from Fig. 5(a) to Fig. 5(b), to Fig. 5(c) . Therefore, the Ground-Plane structure (Fig. 5(c) ) gives a 75% improvement in X over the conventional fully depleted SO1 and a 20% improvement in X over the Gate-All-Around structure.
The threshold voltage in the long-channel regime occurs when 6 = 0 and af = Vb,. From (9", l o " )
The second term is due to the ground-plane configuration. One important aspect of the Ground-Plane structure is that it can be realized in bulk Si. Fig. 6(a) shows the bulk implementation of Fig. 5(c) , and Fig. 6(b) shows one example of the doping profile for such an implementation. Because the doping profile resembles a pulse from the surface to the substrate, we name the structure Pulse-Shaped Doped, or PSD. Fig. 7 is a PADRE simulation for the PSD structure shown in Fig. 6 . The simulation for a structure with a uniform doping of lo'* cm-3 is also shown in Fig. 7 for comparison. The subthreshold behavior of the uniform-doping structure is preserved in PSD. The threshold voltage of PSD is lower because some dopants are removed from Region (11) of Fig. 1 . Note that the doping in Region (I) of Fig. 1 is reduced by a factor of -10, and the capacitance is reduced by a factor of more than 3 . Other simulations indicate that the threshold voltage can be adjusted by adjusting the doping level in the channel (Region (11)) without changing the subthreshold behavior, as predicted in (20").
VI. FABRICATION OF PSD STRUCTURES
PSD resembles retrograde [ 161 and punchthrough control implants [ 171, controlling the horizontal leakage through vertical doping profiles. The concept here is to reduce the doping from that of a uniformly doped structure (Fig. 1) . And the guideline is not to implant dopants into the channel region arbitrarily, but to mimic a modified, fully depleted SO1 structure: the Ground-Plane structure. Since we have derived the Scaling rule from the conventional SO1 structure, the placement of the heavily doped region is part of the scaling. Another similar structure is the low-impurity-channel transistor (LICT) [ 
181.
The difference here is that PSD has a light doping below the junctions, in addition to the lightly doped channel. The threshold voltage for both PSD and LICT depends on the position of the heavy implant region (see (20")), as well as on the doping level itself. As long as the junction is not deeper than the heavily doped region, the scaling rule would depend only on the lightly doped Si layer (film) thickness. This relaxes the requirements on the junction depth to some extent, provided the heavily doped region can be maintained down to the junction depth. Thus we have shown that conventional scaling rules in bulk Si can be substantially modified to advantage through the introduction of new, but realistic designs. The guidelines for these designs are based on the theoretical framework described above.
Since the PSD structure has a highly doped region sandwiched between two lightly doped regions, one can either use a single implant to create a heavily doped re-gion, or use both n and p dopants to tailor the overall profile. The structure can be epitaxially grown and doped to create the rapidly varying vertical profile. Note that a single implant would work better for PMOSFET's, because the diffusion of As or Sb is much slower than B.
VII. CONCLUSION
As device dimensions penetrate into the deep-submicrometer regime, conventional MOSFET scaling rules lead to excessively high doping requirements, causing undesirably large junction capacitances and degraded mobility. The junction capacitance difficulty can be alleviated by using fully depleted silicon on insulator devices. By studying the scaling of SO1 devices, we have established a single theoretical framework within which both bulk and SO1 structures can be understood. This framework yields a natural length scale which can be effectively used as a design guideline. It also provides ways to mimic SO1 structures and concepts in bulk Si. As a result, we have proposed the concept of Pulse-Shuped Doping, an innovative but realistic device design, that promises wellbehaved operation of devices in the deep-submicrometer regime.
